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 
Abstract—This paper describes a new all-digital technique for 
calibration of the mismatches in time-interleaved analog-to-digital 
converters (TIADCs) to reduce the circuit area. The proposed 
technique gives the first order approximation of the gain 
mismatches and sample-time mismatches, and employs first order 
approximation FIR filter banks to calibrate the sampled signal, 
which do not need large number of FIR taps. In the case of a two-
channel 12-bit TIADC, the proposed technique improves SINAD 
of simulated data from 45dB to 69dB, and improves SINAD of 
measured data from 47dB to 53dB, while the number of FIR taps 
is only 30. In the case of slight mismatches, 24-bit FIR coefficient 
is sufficient to correct 12-bit signals, which makes it easy to 
implement this technique in hardware. In addition, this technique 
is not limited by the number of sub-ADC channels and can be 
calculated in parallel in hardware, these features enable this 
technique to be versatile and capable of real-time calibration. 
 
Index Terms—ADC, time-interleaved, all-digital background 
calibration, first order approximation FIR filter. 
 
I. INTRODUCTION 
N many fields such as wireless infrastructure, wideband 
microwave backhauls and measurement equipment, high 
speed and high performance analog-to-digital converters 
(ADCs) play an essential role. To meet the requirements of 
speed and performance, time-interleaved analog-to-digital 
converter (TIADC) is proposed to be an effective architecture, 
by combining several slow but accurate sub-ADCs in parallel 
[1]. However, duo to discrepancies among the sub-ADCs, 
channel mismatches including offset, gain and sample-time 
mismatches distort the sampled signal and degrade the SINAD 
performance of the TIADC significantly [2]. Therefore, 
calibration methods are required to handle the channel 
mismatches and restore the dynamic performance of sub-ADCs. 
Recently, a large number of all-digital calibration techniques 
of TIADC have been proposed. Some use adaptive blind 
calibration methods [3-5], some use an extra low-resolution 
ADC and a time-varying filter [6], some eliminate mismatches 
by means of signal subtraction between adjacent channels [7], 
and some use Hadamard transform and pseudo aliasing signal 
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[8-10]. This paper presents a new all-digital background 
calibration technique for the TIADC, consuming few hardware 
resources while compensating channel mismatches. The 
proposed technique uses FIR filters to complete the calibration 
function, but does not need many FIR taps. Thus, this method 
effectively reduces the amount of computation required for the 
calibration, while maintaining the dynamic performance of the 
TIADC. Moreover, this method is not limited by the number of 
TIADC channels and can be calculated in parallel in hardware.  
II. RESIDUAL ALIASING DUE TO GAIN AND SAMPLE-TIME 
MISMATCHES 
Fig. 1 shows a block diagram of the M-channel TIADC. The 
sampling rate of the TIADC is fs=1/Ts, and the sampling rate of 
each sub-ADC is fs /M. The digital outputs of sub-ADCs are 
combined to be the output of TIADC. 
Fig. 2 shows a simplified block diagram of the two-channel 
TIADC. Each sub-ADC samples at a low frequency of 1/T1, 
while T1=2Ts, and the corresponding discrete-time frequency is 
1T . )1,0)((  mjHm  is m-th channel frequency 
response with gain and sample-time mismatches. These channel 
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where mg  is the gain mismatch and mt  is sample-time 
mismatch in m-th channel. Employ mo  as offset mismatch,  
the discrete Fourier transform (DFT) of sampled signal ][ˆ nam   
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where )
2
(
sT
jX
  is the DFT of the analog input signal x(t).The 
mg , mt  and mo  can be calculated through a four-
parameter sine wave fitting method [11]. 
Normally, offset mismatches can be simply calibrated by 
subtracting a certain constant, so we can assume that the offset 
mismatches 0 mo  in formula derivation. For the two-
channel TIADC, we assume that channel 0 is ideal, which 
means 00 g , 00 t . After ignoring offset mismatches 
and assuming channel 0 to be ideal, the DFT of sampled signal 
in (3) are simplified to 
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The digital output of sub-ADC1 has aliasing signals because 
of the non-ideality of )(1 jH . Assuming that 1g  and 1t  
are much less than 1 in an actual TIADC, by the first order 
approximation, )(1 jH  is simplified to 
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and the DFT of sampled signal in (3) are simplified to 
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The second term and the third term in (6) show residual aliasing 
signals due to the gain mismatch and the sample-time mismatch, 
respectively. 
III. PROPOSED CALIBRATION TECHNIQUE 
Fig. 3 shows the proposed calibration architecture in two-
channel TIADC. The key idea is using the first order 
approximation FIR filter to reduce the channel mismatches. 
After calibration, the final output is approximately equal to the 
ideal output. 
 
A. Aliasing Elimination 
The residual aliasing signal in channel 1 can be eliminated 
by means of the following manner 
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Suppose first order approximation FIR filter 
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B. Proposed Technique in M-Channel TIADC 
For the M-channel TIADC, the DFT of sampled signal in (3) 
are rewritten as 
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where m=0, 1, …, (M-1). The first order approximation FIR 
filters are rewritten as 
Analog 
input
Sub-ADC0
Sub-ADC1
Sub-ADCM-1
...
MUX
Digital 
output
 
Fig. 1.  M-channel TIADC block diagram. 
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Fig. 2.  A two-channel TIADC model. 
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Fig. 3.  The proposed calibration architecture in two-channel TIADC. 
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Since mg  is far less than 1, the first order approximation FIR 
filters can also be written as 
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Fig. 4 shows the overall architecture of the proposed 
calibration technique. It can be seen that the proposed technique 
is not limited by the number of sub-ADC channels. If we 
assume that one of the channels is ideal, then only (M-1) 
channels need calibration. 
 
IV. POLYPHASE IMPLEMENTATION 
Fig. 5 shows the polyphase implementation structure of the 
proposed technique. The key idea is to treat each sub-ADC as 
one L-channel TIADC. The data of each sub-ADC is broken up 
into L portions, after parallel calibration, the output data is 
reorganized into one stream, which is approximately equal to 
the ideal output stream. This way of processing can speed up 
the calculation rate by L times in the hardware calibration, 
achieving real-time calibration. 
 
V. EXPERIMENTAL RESULTS 
A. Simulation Results 
To verify the efficiency of the proposed technique, 
simulations are carried out on a TIADC. Unless otherwise noted, 
the channel number is two, signal word length is 12bits, the 
frequency of analog input signal is 0.019fs, the number of FIR 
taps is 30,  the FIR coefficient word length is 30 bits, offset 
mismatches 0 mo (m=0, 1), gain mismatches and sample-
time mismatches mg  and mt (m=0, 1) are 0, 0.01 and 0, 
0.01, respectively. 
Fig. 6 shows output spectrum of the TIADC. The frequency 
spectra of mismatches are reduced after calibration, and the 
SINAD of signal is improved from 45 dB to 69 dB. 
 
 
Fig. 7 shows output spectrum of a five-channel TIADC. The 
offset mismatches 0 mo (m=0, 1, 2, 3, 4), gain mismatches 
z0
z-1
z-(M-1)
a0[n]
a1[n]
aM-1[n]
ˆ
ˆ
ˆ
W0( jω)
W1( jω)
WM-1( jω)
 ≈ xideal[n]ˆ
↑M
↑M
↑M
 
Fig. 4.  The proposed calibration architecture in M-channel TIADC. 
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Fig. 5.  Polyphase implementation structure. 
 
(a) 
 
(b) 
Fig. 6.  Single frequency signal spectrum in a two-channel TIADC simulation: 
(a) without and (b) with calibration. 
 
(a) 
 
(b) 
Fig. 7.  Single frequency signal spectrum in a five-channel TIADC simulation: 
(a) without and (b) with calibration. 
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and sample-time mismatches mg  and mt (m=0, 1) are 0, 
0.01, -0.01, 0.02, -0.02 and 0, 0.01, 0.02, -0.01, -0.02, 
respectively. The frequency spectra of mismatches are reduced 
after calibration, and the SINAD of signal is improved from 36 
dB to 69 dB. 
Fig. 8 shows output spectrum of the TIADC when input 
signal frequencies are 0.019fs, 0.133fs, 0.266fs, 0.399fs, 
respectively. The frequency spectra of mismatches are reduced 
after calibration, which proves the effectiveness of this 
technique in the wide-band range. 
Fig. 9 shows SINAD versus filter coefficient word length. 
We can see that 24-bit FIR coefficient is sufficient to correct 
12-bit signals in the case of slight mismatches. Fig. 10 shows 
SINAD versus the number of filter taps when sample-time 
mismatches mt (m=0, 1) are 0, 0.02. 
Fig. 11 shows SINAD versus gain mismatch 1g  when 
sample-time mismatches mt (m=0, 1) are 0, 0 and the input 
signal frequency is 0.46fs. Fig. 12 shows SINAD versus sample-
time mismatch 1t  when gain mismatches mg (m=0, 1) are 
0, 0 and the input signal frequency is 0.19fs. 
 
 
 
 
 
 
 
(a) 
 
(b) 
Fig. 8.  Wideband signal spectrum in a two-channel TIADC simulation: (a) 
without and (b) with calibration. 
 
Fig. 9.  SINAD versus filter coefficient word length with/without calibration. 
 
Fig. 10.  SINAD versus filter taps with/without calibration. 
 
Fig. 11.  SINAD versus gain mismatch with/without calibration. 
 
Fig. 12.  SINAD versus sample-time mismatch with/without calibration. 
 
(a) 
 
(b) 
Fig. 13.  A two-channel TIADC measured data output spectrum: (a) without 
and (b) with calibration. 
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B. Measured Data Validation 
In addition, measured data from an actual two-channel 
TIADC, is carried out calibration. The fs of the TIADC is 
1.8GSPS. The signal word length is 12bits, the frequency of 
analog input signal is 0.039fs, the number of FIR taps is 30, the 
FIR coefficient word length is 30 bits. Fig. 13(a) shows 
spectrum before calibration. After using the calibration 
technique, the spectrum is shown in Fig. 13(b). The frequency 
spectra of mismatches are reduced after calibration, and the 
SINAD of signal is improved from 47 dB to 53 dB. 
VI. CONCLUSION 
This paper has described a new area-efficient all-digital 
technique for calibration of the mismatches in TIADCs. The 
proposed technique gives the first order approximation of the 
gain mismatches and sample-time mismatches, and employs 
first order approximation FIR filter banks to calibrate the 
sampled signal, which do not need large number of FIR taps. In 
the case of a two-channel 12-bit TIADC, the proposed 
technique improves SINAD of simulated data from 45dB to 
69dB, and improves SINAD of measured data from 47dB to 
53dB, while the number of FIR taps is only 30. In the case of 
slight mismatches, 24-bit FIR coefficient is sufficient to correct 
12-bit signals, which makes it easy to implement this technique 
in hardware. In addition, this technique is not limited by the 
number of sub-ADC channels and can be calculated in parallel 
in hardware, these features enable this technique to be versatile 
and capable of real-time calibration. 
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